Interface and cache power exploration for core-based embedded system design