Leakage-Conscious Architecture-Level Power Estimation for Partitioned and Power-Gated SRAM Arrays