Microarchitectural techniques for power gating of execution units