New timing and routability driven placement algorithms for FPGA synthesis