On-Line Detection of Control-Flow Errors in SoCs by Means of an Infrastructure IP Core