On the trade-off between power and flexibility of FPGA clock networks