Optimal Placement-aware Trace-Based Scheduling of Hardware Reconfigurations for FPGA Accelerators