Optimal polynomial-time interprocedural register allocation for high-level synthesis and ASIP design