Physical synthesis for FPGA interconnect power reduction by dual-Vdd budgeting and retiming