Power analysis of system-level on-chip communication architectures