Power Estimation of System-Level Buses for Microprocessor-Based Architectures: A Case Study