Simultaneous buffer and wire sizing for performance and power optimization