Simultaneous short-path and long-path timing optimization for FPGAs