Synthesis of asynchronous circuits for stuck-at and robust path delay fault testability