The effect of LUT and cluster size on deep-submicron FPGA performance and density