The Impact of Bit-Line Coupling and Ground Bounce on CMOS SRAM Performance