Through-silicon-via management during 3D physical design: When to add and how many?