Sciweavers

497 search results - page 86 / 100
» A Network on Chip Architecture and Design Methodology
Sort
View
DBISP2P
2003
Springer
152views Database» more  DBISP2P 2003»
15 years 4 months ago
An Adaptive and Scalable Middleware for Distributed Indexing of Data Streams
Abstract. We are witnessing a dramatic increase in the use of datacentric distributed systems such as global grid infrastructures, sensor networks, network monitoring, and various ...
Ahmet Bulut, Roman Vitenberg, Fatih Emekçi,...
TVLSI
2008
139views more  TVLSI 2008»
14 years 11 months ago
Ternary CAM Power and Delay Model: Extensions and Uses
Applications in computer networks often require high throughput access to large data structures for lookup and classification. While advanced algorithms exist to speed these search...
Banit Agrawal, Timothy Sherwood
DATE
2000
IEEE
140views Hardware» more  DATE 2000»
15 years 4 months ago
Resolution of Dynamic Memory Allocation and Pointers for the Behavioral Synthesis from C
-- One of the greatest challenges in C/C++-based design methodology is to efficiently map C/C++ models into hardware. Many of the networking and multimedia applications implemente...
Luc Séméria, Koichi Sato, Giovanni D...
IIWAS
2008
15 years 1 months ago
A model-prover for constrained dynamic conversations
In a service-oriented architecture, systems communicate by exchanging messages. In this work, we propose a formal model based on OCL-constrained UML Class diagrams and a methodolo...
Diletta Cacciagrano, Flavio Corradini, Rosario Cul...
DAC
2006
ACM
16 years 19 days ago
DAG-aware AIG rewriting a fresh look at combinational logic synthesis
This paper presents a technique for preprocessing combinational logic before technology mapping. The technique is based on the representation of combinational logic using And-Inve...
Alan Mishchenko, Satrajit Chatterjee, Robert K. Br...