Sciweavers

443 search results - page 23 / 89
» An interconnection architecture for micropayment systems
Sort
View
ASE
2002
141views more  ASE 2002»
14 years 11 months ago
On the Automatic Recovery of Style-Specific Architectural Relations in Software Systems
The cost of maintaining a software system over a long period of time far exceeds its initial development cost. Much of the maintenance cost is attributed to the time required by ne...
Martin Traverso, Spiros Mancoridis
DATE
2004
IEEE
126views Hardware» more  DATE 2004»
15 years 3 months ago
Generalized Latency-Insensitive Systems for Single-Clock and Multi-Clock Architectures
Latency-insensitive systems were recently proposed by Carloni et al. as a correct-by-construction methodology for single-clock system-on-a-chip (SoC) design using predesigned IP b...
Montek Singh, Michael Theobald
ISVLSI
2006
IEEE
82views VLSI» more  ISVLSI 2006»
15 years 5 months ago
Optimal Periodical Memory Allocation for Logic-in-Memory Image Processors
One major issue in designing image processors is to design a memory system that supports parallel access with a simple interconnection network. This paper presents a design method...
Masanori Hariyama, Michitaka Kameyama, Yasuhiro Ko...
SYBEN
1998
317views more  SYBEN 1998»
15 years 1 months ago
Implementation of Virtual LANs over ATM WANs
Virtual LANs (VLANs) allow to interconnect users over campus or wide area networks and gives the users the impression as they would be connected to the same local area network (LA...
Torsten Braun, Martin Mähler
PARELEC
2000
IEEE
15 years 4 months ago
Implementation of an Adaptive Reconfigurable Group Organized (ARGO) Parallel Architecture
The purpose of this paper is to demonstrate the implementation of an adaptable parallel architecture capable of system to task adaptation. The system implementation was based on X...
Lucas Szajek, Lev Kirischian