Sciweavers

443 search results - page 45 / 89
» An interconnection architecture for micropayment systems
Sort
View
HPCS
2002
IEEE
15 years 4 months ago
MetaGrid: A Scalable Framework for Wide-Area Service Deployment and Management
This paper presents a novel architecture called the MetaGrid based on Grid computing concepts for resource provisioning for wide-area network-enabled applications. Resource provis...
Muthucumaru Maheswaran, Balasubramaneyam Maniymara...
FPL
2001
Springer
102views Hardware» more  FPL 2001»
15 years 4 months ago
Technology Trends and Adaptive Computing
System and processor architectures depend on changes in technology. Looking ahead as die density and speed increase, power consumption and on chip interconnection delay become incr...
Michael J. Flynn, Albert A. Liddicoat
MICRO
2010
IEEE
167views Hardware» more  MICRO 2010»
14 years 9 months ago
Erasing Core Boundaries for Robust and Configurable Performance
Single-thread performance, reliability and power efficiency are critical design challenges of future multicore systems. Although point solutions have been proposed to address thes...
Shantanu Gupta, Shuguang Feng, Amin Ansari, Scott ...
ICSE
2001
IEEE-ACM
15 years 4 months ago
A Web-Oriented Architectural Aspect for the Emerging Computational Tapestry
An emerging tapestry of computations will soon integrate systems around the globe. It will evolve without central control. Its complexity will be vast. We need new ideas, tools an...
Kevin J. Sullivan, Avneesh Saxena
CASES
2008
ACM
15 years 1 months ago
Efficiency and scalability of barrier synchronization on NoC based many-core architectures
Interconnects based on Networks-on-Chip are an appealing solution to address future microprocessor designs where, very likely, hundreds of cores will be connected on a single chip...
Oreste Villa, Gianluca Palermo, Cristina Silvano