Sciweavers

2027 search results - page 40 / 406
» Approximating power indices
Sort
View
VTS
2005
IEEE
89views Hardware» more  VTS 2005»
15 years 5 months ago
Synthesis of Low Power CED Circuits Based on Parity Codes
An automated design procedure is described for synthesizing circuits with low power concurrent error detection. It is based on pre-synthesis selection of a parity-check code follo...
Shalini Ghosh, Sugato Basu, Nur A. Touba
ISVLSI
2002
IEEE
81views VLSI» more  ISVLSI 2002»
15 years 4 months ago
Impact of Technology Scaling in the Clock System Power
The clock distribution and generation circuitry is known to consume more than a quarter of the power budget of existing microprocessors. A previously derived clock energy model is...
David Duarte, Narayanan Vijaykrishnan, Mary Jane I...
IPPS
2000
IEEE
15 years 4 months ago
A Probabilistic Power Prediction Tool for the Xilinx 4000-Series FPGA
The work described here introduces a practical and accurate tool for predicting power consumption for FPGA circuits. The utility of the tool is that it enables FPGA circuit designe...
Timothy Osmulski, Jeffrey T. Muehring, Brian F. Ve...
DAC
2001
ACM
16 years 23 days ago
Coupling-Driven Bus Design for Low-Power Application-Specific Systems
In modern embedded systems including communication and multimedia applications, large fraction of power is consumed during memory access and data transfer. Thus, buses should be d...
Youngsoo Shin, Takayasu Sakurai
ICCAD
2003
IEEE
123views Hardware» more  ICCAD 2003»
15 years 8 months ago
Full-Chip Interconnect Power Estimation and Simulation Considering Concurrent Repeater and Flip-Flop Insertion
In this paper, we study the full-chp interconnect power modeling. ,We show that repeater,insertion is no longer sufficient to achievethe targetfrequencies specifiedhy ITRS, and de...
Weiping Liao, Lei He