Sciweavers

4299 search results - page 399 / 860
» Concurrent Test Generation
Sort
View
158
Voted
EVOW
2010
Springer
16 years 26 days ago
Evolving 3D Buildings for the Prototype Video Game Subversion
We investigate user-guided evolution for the development of virtual 3D building structures for the prototype (commercial) game Subversion, which is being developed by Introversion ...
Andrew Martin, Andrew Lim, Simon Colton, Cameron B...
DDECS
2006
IEEE
79views Hardware» more  DDECS 2006»
16 years 2 days ago
Multiple-Vector Column-Matching BIST Design Method
- Extension of a BIST design algorithm is proposed in this paper. The method is based on a synthesis of a combinational block - the decoder, transforming pseudo-random code words i...
Petr Fiser, Hana Kubatova
ISQED
2005
IEEE
92views Hardware» more  ISQED 2005»
15 years 11 months ago
Evaluation of Capacitor Ratios in Automated Accurate Common-Centroid Capacitor Arrays
In this paper, design and measurement results of a test chip that intends to evaluate differences between layout techniques for rectangular unit-capacitor arrays are introduced. P...
DiaaEldin Khalil, Mohamed Dessouky, Vincent Bourgu...
DATE
1998
IEEE
110views Hardware» more  DATE 1998»
15 years 10 months ago
Scheduling and Module Assignment for Reducing Bist Resources
Built-in self-test BIST techniques modify functional hardware to give a data path the capability to test itself. The modi cation of data path registers into registers BIST resourc...
Ishwar Parulkar, Sandeep K. Gupta, Melvin A. Breue...
VLSID
2000
IEEE
135views VLSI» more  VLSID 2000»
15 years 9 months ago
Performance and Functional Verification of Microprocessors
We address the problem of verifying the correctness of pre-silicon models of a microprocessor. We touch on the latest advances in this area by considering two different aspects of...
Pradip Bose, Jacob A. Abraham