Sciweavers

279 search results - page 45 / 56
» Design Methodology for Pipelined Heterogeneous Multiprocesso...
Sort
View
107
Voted
GLVLSI
1998
IEEE
122views VLSI» more  GLVLSI 1998»
15 years 4 months ago
Reducing Power Consumption of Dedicated Processors Through Instruction Set Encoding
With the increased clock frequency of modern, high-performance processors over 500 MHz, in some cases, limiting the power dissipation has become the most stringent design target. ...
Luca Benini, Giovanni De Micheli, Alberto Macii, E...
INTEGRATION
2008
183views more  INTEGRATION 2008»
14 years 11 months ago
Network-on-Chip design and synthesis outlook
With the growing complexity in consumer embedded products, new tendencies forecast heterogeneous Multi-Processor SystemsOn-Chip (MPSoCs) consisting of complex integrated component...
David Atienza, Federico Angiolini, Srinivasan Mura...
OTM
2007
Springer
15 years 5 months ago
Invasive Patterns for Distributed Programs
Software patterns have evolved into a commonly used means to design and implement software systems. Programming patterns, architecture and design patterns have been quite successfu...
Luis Daniel Benavides Navarro, Mario Südholt,...
ICMCS
2006
IEEE
105views Multimedia» more  ICMCS 2006»
15 years 5 months ago
Embedded Convolutional Face Finder
In this paper, a high-level optimization methodology is applied for the implementation of the well-known Convolutional Face Finder (CFF) algorithm for real-time applications on ce...
Sébastien Roux, Franck Mamalet, Christophe ...
SIGUCCS
2003
ACM
15 years 5 months ago
Instructional support at small universities: a training perspective
This paper intends to present the challenges and opportunities encountered in technology training at small institutions using Trinity University as a case in point. During the cou...
Vidya Ananthanarayanan, Judith Reiffert