Sciweavers

4394 search results - page 244 / 879
» Designing agent chips
Sort
View
DATE
2007
IEEE
123views Hardware» more  DATE 2007»
16 years 10 days ago
Clock domain crossing fault model and coverage metric for validation of SoC design
Multiple asynchronous clock domains have been increasingly employed in System-on-Chip (SoC) designs for different I/O interfaces. Functional validation is one of the most expensiv...
Yi Feng 0002, Zheng Zhou, Dong Tong, Xu Cheng
MICRO
2006
IEEE
74views Hardware» more  MICRO 2006»
16 years 15 hour ago
Phoenix: Detecting and Recovering from Permanent Processor Design Bugs with Programmable Hardware
Although processor design verification consumes ever-increasing resources, many design defects still slip into production silicon. In a few cases, such bugs have caused expensive...
Smruti R. Sarangi, Abhishek Tiwari, Josep Torrella...
SBCCI
2003
ACM
136views VLSI» more  SBCCI 2003»
15 years 11 months ago
SystemC and the Future of Design Languages: Opportunities for Users and Research
There has been a lot of discussion, and a lot of confusion, about the various existing and new design languages recently. SystemC, SystemVerilog, Verilog2005, e, Vera, PSL/Sugar, ...
Grant Martin
DSD
2008
IEEE
139views Hardware» more  DSD 2008»
15 years 7 months ago
Discrete Particle Swarm Optimization for Multi-objective Design Space Exploration
Platform-based design represents the most widely used approach to design System-On-Chip (SOC) applications. In this context, the Design Space Exploration (DSE) phase consists of o...
Gianluca Palermo, Cristina Silvano, Vittorio Zacca...
JIRS
2007
229views more  JIRS 2007»
15 years 5 months ago
Unmanned Vehicle Controller Design, Evaluation and Implementation: From MATLAB to Printed Circuit Board
A detailed step-by-step approach is presented to optimize, standardize, and automate the process of unmanned vehicle controller design, evaluation, validation and verification, fol...
Daniel Ernst, Kimon P. Valavanis, Richard Garcia, ...