Sciweavers

262 search results - page 43 / 53
» MAME: A Compression Function with Reduced Hardware Requireme...
Sort
View
IPPS
2006
IEEE
15 years 5 months ago
Elementary block based 2-dimensional dynamic and partial reconfiguration for Virtex-II FPGAs
The development of Field Programmable Gate Arrays (FPGAs) had tremendous improvements in the last few years. They were extended from simple logic circuits to complex Systems-on-Ch...
Michael Hübner, Christian Schuck, Jürgen...
EUROMICRO
2005
IEEE
15 years 5 months ago
A Tool Integration Platform for Multi-Disciplinary Development
In multi-disciplinary development, where various domain specific tools are used by developers to specify and analyse a system, efficient system development requires that the model...
Jad El-khoury, Ola Redell, Martin Törngren
ICCAD
2001
IEEE
192views Hardware» more  ICCAD 2001»
15 years 8 months ago
BOOM - A Heuristic Boolean Minimizer
We present a two-level Boolean minimization tool (BOOM) based on a new implicant generation paradigm. In contrast to all previous minimization methods, where the implicants are ge...
Jan Hlavicka, Petr Fiser
VLDB
2002
ACM
108views Database» more  VLDB 2002»
14 years 11 months ago
Generic Database Cost Models for Hierarchical Memory Systems
Accurate prediction of operator execution time is a prerequisite for database query optimization. Although extensively studied for conventional disk-based DBMSs, cost modeling in ...
Stefan Manegold, Peter A. Boncz, Martin L. Kersten
ASPDAC
1995
ACM
103views Hardware» more  ASPDAC 1995»
15 years 3 months ago
A scheduling algorithm for multiport memory minimization in datapath synthesis
- In this paper, we present a new scheduling algorithms that generates area-efficient register transfer level datapaths with multiport memories. The proposed scheduling algorithm a...
Hae-Dong Lee, Sun-Young Hwang