Sciweavers

159 search results - page 21 / 32
» Mapping Applications to a Coarse Grain Reconfigurable System
Sort
View
DAGSTUHL
2006
15 years 1 months ago
Reconfigurable Architectures and Instruction Sets: Programmability, Code Generation, and Program Execution
Abstract. Within Self-reconfiguring systems two basic problems arise: on instruction level, reconfigurable instruction sets make program generation and execution inherently difficu...
Rainer Buchty
WACV
2002
IEEE
15 years 4 months ago
Activity maps for location-aware computing
Location-based context is important for many applications. Previous systems offered only coarse room-level features or used manually specified room regions to determine fine-sca...
David Demirdjian, Konrad Tollmar, Kimberle Koile, ...
ACSAC
2006
IEEE
15 years 5 months ago
Address Space Layout Permutation (ASLP): Towards Fine-Grained Randomization of Commodity Software
Address space randomization is an emerging and promising method for stopping a broad range of memory corruption attacks. By randomly shifting critical memory regions at process in...
Chongkyung Kil, Jinsuk Jun, Christopher Bookholt, ...
MAM
2006
125views more  MAM 2006»
14 years 11 months ago
Stream computations organized for reconfigurable execution
Reconfigurable systems can offer the high spatial parallelism and fine-grained, bit-level resource control traditionally associated with hardware implementations, along with the f...
André DeHon, Yury Markovsky, Eylon Caspi, M...
FPL
2007
Springer
80views Hardware» more  FPL 2007»
15 years 5 months ago
A Temporal Correlation Based Port Combination Methodology for Networks-on-chip on Reconfigurable Systems
A temporal correlation based port combination algorithm that customizes the router design in Network-on-Chip (NoC) is proposed for reconfigurable systems in order to minimize req...
Daihan Wang, Hiroki Matsutani, Michihiro Koibuchi,...