1238 search results - page 207 / 248 » Power Efficient Processor Architecture and The Cell Processo... |
121
click to vote
MOBISYS
2003
ACM
15 years 11 months ago
2003
ACM
3], in that it integrates a service-oriented abstraction with the operating system socket interface and provides adaptive service access at the end-host session layer. However, our...
123
click to vote
LCTRTS
1999
Springer
15 years 4 months ago
1999
Springer
A Zero Overhead Loop Buffer (ZOLB) is an architectural feature that is commonly found in DSP processors. This buffer can be viewed as a compiler managed cache that contains a sequ...
APCSAC
2004
IEEE
15 years 3 months ago
2004
IEEE
The RAMpage hierarchy moves main memory up a level to replace the lowest-level cache by an equivalent-sized SRAM main memory. This paper is a first look at the value of RAMpage to ...
DAC
2005
ACM
15 years 1 months ago
2005
ACM
In this paper we present the impact of dynamically translating any sequence of instructions into combinational logic. The proposed approach combines a reconfigurable architecture ...
SIGCOMM
2009
ACM
15 years 6 months ago
2009
ACM
New protocols for the data link and network layer are being proposed to address limitations of current protocols in terms of scalability, security, and manageability. High-speed r...