1238 search results - page 39 / 248 » Power Efficient Processor Architecture and The Cell Processo... |
106
click to vote
GLVLSI
1998
IEEE
15 years 4 months ago
1998
IEEE
With the increased clock frequency of modern, high-performance processors over 500 MHz, in some cases, limiting the power dissipation has become the most stringent design target. ...
112
click to vote
DSD
2010
IEEE
14 years 9 months ago
2010
IEEE
Abstract--Recent technology trends have made radiationinduced soft errors a growing threat to the reliability of microprocessors, a problem previously only known to the aerospace i...
109
click to vote
WMPI
2004
ACM
15 years 5 months ago
2004
ACM
The size and speed of first-level caches and SRAMs of embedded processors continue to increase in response to demands for higher performance. In power-sensitive devices like PDAs a...
140
click to vote
HPCA
2012
IEEE
13 years 7 months ago
2012
IEEE
Since the onset of pipelined processors, balancing the delay of the microarchitectural pipeline stages such that each microarchitectural pipeline stage has an equal delay has been...
101
click to vote
DAC
2005
ACM
16 years 19 days ago
2005
ACM
Abstract-- Network processors (NPs) have emerged as successful platforms to providing both high performance and flexibility in building powerful routers. Typical NPs incorporate mu...