Sciweavers

246 search results - page 12 / 50
» Simple But Effective Techniques for NUMA Memory Management
Sort
View
ESTIMEDIA
2009
Springer
14 years 9 months ago
Optimal stack frame placement and transfer for energy reduction targeting embedded processors with scratch-pad memories
Abstract--Memory accesses are a major cause of energy consumption for embedded systems and the stack is a frequent target for data accesses. This paper presents a fully software te...
Lovic Gauthier, Tohru Ishihara
DAC
2009
ACM
16 years 21 days ago
Mode grouping for more effective generalized scheduling of dynamic dataflow applications
For a number of years, dataflow concepts have provided designers of digital signal processing systems with environments capable of expressing high-level software architectures as ...
William Plishker, Nimish Sane, Shuvra S. Bhattacha...
MICRO
2006
IEEE
71views Hardware» more  MICRO 2006»
14 years 11 months ago
Efficient Runahead Execution: Power-Efficient Memory Latency Tolerance
Runahead execution improves memory latency tolerance without significantly increasing processor complexity. Unfortunately, a runahead execution processor executes significantly mo...
Onur Mutlu, Hyesoon Kim, Yale N. Patt
ICSE
2007
IEEE-ACM
15 years 5 months ago
Cost-Benefit Analysis of Software Development Techniques and Practices
Investigations of software development practices, processes, and techniques frequently report separately on the costs and benefits of a phenomenon under study, but rarely adequate...
Hakan Erdogmus
HPCA
2012
IEEE
13 years 7 months ago
Booster: Reactive core acceleration for mitigating the effects of process variation and application imbalance in low-voltage chi
Lowering supply voltage is one of the most effective techniques for reducing microprocessor power consumption. Unfortunately, at low voltages, chips are very sensitive to process ...
Timothy N. Miller, Xiang Pan, Renji Thomas, Naser ...