ASAP 2006 - PDF Preprint Papers

ASAP 2006 Architectures and Processors Application-Specific Systems

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ASAP-2006 Paper

click to vote

ASAP
2006
IEEE

169views Hardware» more ASAP 2006»

A Design Methodology for Hardware Acceleration of Adaptive Filter Algorithms in Image Processing

13 years 12 months ago

Download www12.informatik.uni-erlangen.de

Massively parallel processor array architectures can be used as hardware accelerators for a plenty of dataﬂow dominant applications. Bilateral ﬁltering is an example of a stat...

Hritam Dutta, Frank Hannig, Jürgen Teich, Ben...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	169	A Design Methodology for Hardware Acceleration of Adaptive Filter Algorithms in Image Processing	claim
2	168	Dual-Processor Design of Energy Efficient Fault-Tolerant System	claim
3	162	Affine Nested Loop Programs and their Binary Parameterized Dataflow Graph Counterparts	claim
4	150	Architecture design of an H.264/AVC decoder for real-time FPGA implementation	claim
5	147	The Molen FemtoJava Engine	claim
6	147	Reconfigurable Shuffle Network Design in LDPC Decoders	claim
7	145	2D-VLIW: An Architecture Based on the Geometry of Computation	claim
8	142	NoC Hot Spot minimization Using AntNet Dynamic Routing Algorithm	claim
9	138	Configurable, High Throughput, Irregular LDPC Decoder Architecture: Tradeoff Analysis and Implementation	claim
10	134	Buffer and register allocation for memory space optimization	claim
11	131	A Generic Multi-Phase On-Chip Traffic Generation Environment	claim
12	130	Cross Layer Design to Multi-thread a Data-Pipelining Application on a Multi-processor on Chip	claim
13	127	A Cost Effective Pipelined Divider for Double Precision Floating Point Number	claim
14	124	Low Complexity Design of High Speed Parallel Decision Feedback Equalizers	claim
15	121	Reconfigurable Fixed Point Dense and Sparse Matrix-Vector Multiply/Add Unit	claim
16	119	From Bit Level Systolic Arrays to HDTV Processor Chips	claim
17	116	Application Specific Processing: A Tools Approach	claim
18	114	The Mythical CCM: In Search of Usable (and Resuable) FPGA-Based General Computing Machines	claim
19	111	Fast Bit Compression and Expansion with Parallel Extract and Parallel Deposit Instructions	claim
20	110	Loop Transformation Methodologies for Array-Oriented Memory Management	claim
21	110	Low-Cost Elliptic Curve Digital Signature Coprocessor for Smart Cards	claim
22	109	Describing Quantum Circuits with Systolic Arrays	claim
23	108	New Schemes in Clustered VLIW Processors Applied to Turbo Decoding	claim
24	106	Throughput Optimized SHA-1 Architecture Using Unfolding Transformation	claim
25	97	Dynamic-SIMD for lens distortion compensation	claim
26	92	Evaluating Hardware Support for Reference Counting Using Software Configurable Processors	claim
27	89	Polyhedral Modeling and Analysis of Memory Access Profiles	claim
28	85	High Speed Channel Coding Architectures for the Uncoordinated OR Channel	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers