FORMATS 2006 - PDF Preprint Papers

FORMATS 2006 Formal Modeling and Analysis of Timed Systems

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed FORMATS-2006 Paper

click to vote

FORMATS
2006
Springer

194views Formal Methods» more FORMATS 2006»

Adding Invariants to Event Zone Automata

13 years 8 months ago

Download www.lif.univ-mrs.fr

Recently, a new approach to the symbolic model checking of timed automata based on a partial order semantics was introduced, which relies on event zones that use vectors of event o...

Peter Niebert, Hongyang Qu

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	194	Adding Invariants to Event Zone Automata	claim
2	186	Temporal Logic Verification Using Simulation	claim
3	182	On the Computational Power of Timed Differentiable Petri Nets	claim
4	175	Static Analysis for State-Space Reduction of Polygonal Hybrid Systems	claim
5	130	Model Checking Timed Automata with Priorities Using DBM Subtraction	claim
6	127	A Characterization of Meaningful Schedulers for Continuous-Time Markov Decision Processes	claim
7	116	Integrating Discrete- and Continuous-Time Metric Temporal Logics Through Sampling	claim
8	115	Concurrent Semantics Without the Notions of State or State Transitions	claim
9	113	A Dose of Timed Logic, in Guarded Measure	claim
10	111	Timed Alternating-Time Temporal Logic	claim
11	101	Symbolic Robustness Analysis of Timed Automata	claim
12	99	On Timed Simulation Relations for Hybrid Systems and Compositionality	claim
13	98	Simulator for Real-Time Abstract State Machines	claim
14	97	Matching Scenarios with Timing Constraints	claim
15	96	Extended Directed Search for Probabilistic Timed Reachability	claim
16	96	Undecidable Problems About Timed Automata	claim
17	92	From MITL to Timed Automata	claim
18	85	Intersection of Regular Signal-Event (Timed) Languages	claim
19	79	Refinements and Abstractions of Signal-Event (Timed) Languages	claim
20	79	Verification of the Generic Architecture of a Memory Circuit Using Parametric Timed Automata	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers