ISPD 2005 - PDF Preprint Papers

ISPD 2005 International Symposium on Physical Design

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ISPD-2005 Paper

click to vote

ISPD
2005
ACM

249views Hardware» more ISPD 2005»

APlace: a general analytic placement framework

13 years 10 months ago

Download ic.engin.brown.edu

We streamline and extend APlace, the general analytic placement engine based on ideas of Naylor et al. [7] and described in [3, 4, 5]. Previous work explored the adaptability of A...

Andrew B. Kahng, Sherief Reda, Qinke Wang

posted by sreda

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	249	APlace: a general analytic placement framework
2	239	Mapping algorithm for large-scale field programmable analog array	claim
3	221	Kraftwerk: a versatile placement approach	claim
4	205	Coupling aware timing optimization and antenna avoidance in layer assignment	claim
5	188	A semi-persistent clustering technique for VLSI circuit placement
6	185	Dragon2005: large-scale mixed-size placement tool	claim
7	174	Fast and accurate rectilinear steiner minimal tree algorithm for VLSI design	claim
8	168	Capo: robust and scalable open-source min-cut floorplacer	claim
9	153	Evaluation of placer suboptimality via zero-change netlist transformations
10	151	Thermal via placement in 3D ICs	claim
11	151	Multilevel generalized force-directed method for circuit placement	claim
12	145	NTUplace: a ratio partitioning based placement algorithm for large-scale mixed-size designs	claim
13	143	Modern floorplanning based on fast simulated annealing	claim
14	140	Are floorplan representations important in digital design?	claim
15	135	Recursive bisection placement: feng shui 5.0 implementation details	claim
16	133	Multi-bend bus driven floorplanning	claim
17	130	Improved algorithms for link-based non-tree clock networks for skew variability reduction	claim
18	126	Effects of on-chip inductance on power distribution grid	claim
19	123	FastPlace: an analytical placer for mixed-mode designs	claim
20	116	A fast algorithm for power grid design	claim
21	103	Geometric programming for circuit optimization	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers