TODAES 2008 - PDF Preprint Papers

TODAES 2008

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed TODAES-2008 Paper

click to vote

TODAES
2008

160views more TODAES 2008»

A new efficient retiming algorithm derived by formal manipulation

13 years 5 months ago

Download users.eecs.northwestern.edu

A new efficient algorithm is derived for the minimal period retiming by formal manipulation. Contrary to all previous algorithms, which used binary search on a range of candidate ...

Hai Zhou

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	160	A new efficient retiming algorithm derived by formal manipulation	claim
2	158	Designing secure systems on reconfigurable hardware	claim
3	115	Automata-based assertion-checker synthesis of PSL properties	claim
4	106	Application-aware snoop filtering for low-power cache coherence in embedded multiprocessors	claim
5	104	Wavelet-based dynamic power management for nonstationary service requests	claim
6	79	Automatic verification of safety and liveness for pipelined machines using WEB refinement	claim
7	69	Physical synthesis for FPGA interconnect power reduction by dual-Vdd budgeting and retiming	claim
8	65	A versatile paradigm for scan chain diagnosis of complex faults using signal processing techniques	claim
9	57	Heterogeneously tagged caches for low-power embedded systems with virtual memory support	claim
10	53	A fuel-cell-battery hybrid for portable embedded systems	claim
11	52	Analysis and optimization of prediction-based flow control in networks-on-chip	claim
12	50	Optimizing wirelength and routability by searching alternative packings in floorplanning	claim
13	49	Probabilistic transfer matrices in symbolic reliability analysis of logic circuits	claim
14	49	Multiprocessor systems synthesis for multiple use-cases of multiple applications on FPGA	claim
15	47	Interrupt modeling for efficient high-level scheduler design space exploration	claim
16	47	A tool for automatic detection of deadlock in wormhole networks on chip	claim
17	47	A retargetable parallel-programming framework for MPSoC	claim
18	45	Timing-aware power-optimal ordering of signals	claim
19	45	Synthesis of a novel timing-error detection architecture	claim
20	42	Layout-aware scan chain reorder for launch-off-shift transition test coverage	claim
21	41	Power-aware SoC test planning for effective utilization of port-scalable testers	claim
22	40	Enabling multimedia using resource-constrained video processing techniques: A node-centric perspective	claim
23	36	Implementing the scale vector-thread processor	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers