Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

4

IPPS
2002
IEEE

favoriteEmaildiscussreport

105views Distributed And Parallel Com...» more IPPS 2002»

A Novel Approach to Reduce L2 Miss Latency in Shared-Memory Multiprocessors

13 years 9 months ago

A Novel Approach to Reduce L2 Miss Latency in Shared-Memory Multiprocessors

Download www.ditec.um.es

Manuel E. Acacio, José González, Jos

Real-time Traffic

Distributed And Parallel Computing | IPPS 2002 |

claim paper

Related Content

» A Novel Lightweight Directory Architecture for Scalable SharedMemory Multiprocessors

» A performance evaluation of cache injection in busbased shared memory multiprocessors

» Using supplier locality in poweraware interconnects and caches in chip multiprocessors

» Cache Injection on Bus Based Multiprocessors

» A NUCA substrate for flexible CMP cache sharing

» The Effectiveness of SRAM Network Caches in Clustered DSMs

» Reaping the Benefit of Temporal Silence to Improve Communication Performance

Post Info
More Details (n/a)

Added	15 Jul 2010
Updated	15 Jul 2010
Type	Conference
Year	2002
Where	IPPS
Authors	Manuel E. Acacio, José González, José M. García, José Duato

Comments (0)