Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

8

ISCAS
2002
IEEE

favoriteEmaildiscussreport

84views Hardware» more ISCAS 2002»

Efficient VLSI architectures of lifting-based discrete wavelet transform by systematic design method

13 years 9 months ago

Efficient VLSI architectures of lifting-based discrete wavelet transform by systematic design method

Download video.ee.ntu.edu.tw

Chao-Tsung Huang, Po-Chih Tseng, Liang-Gee Chen

Real-time Traffic

Hardware | ISCAS 2002 |

claim paper

Related Content

» A rescheduling and fast pipeline VLSI architecture for liftingbased discrete wavelet trans...

» HighSpeed VLSI Implementation of 2D Discrete Wavelet Transform

» VLSI Architecture for Lossless Compression of Medical Images Using the Discrete Wavelet Tr...

» Systematic and Automated Multiprocessor System Design Programming and Implementation

» A scalable and programmable architecture for 2D DWT decoding

Post Info
More Details (n/a)

Added	15 Jul 2010
Updated	15 Jul 2010
Type	Conference
Year	2002
Where	ISCAS
Authors	Chao-Tsung Huang, Po-Chih Tseng, Liang-Gee Chen

Comments (0)