On-Line Evolution of FPGA-Based Circuits: A Case Study on Hash Functions

An evolutionary algorithm is used to evolve a digital circuit which computes a simple hash function mapping a 16bit address space into an 8-bit one. The target technology is FPGA, where the search space of the algorithm is made of the combinational functions computed by cells and of the interconnections among cells. An experimental study is carried out to determine the best set of parameters for on-line execution. It is observed that small population size leads to more effective results when short execution time is required. An application of the evolutionary approach presented in the paper for on-line tuning of the function during cache memory operation is also discussed.

• Type: Conference
• Year: 1999
• Where: EH
• Authors: Ernesto Damiani, Andrea Tettamanzi, Valentino Liberali
• Keywords: EH 1999, Evolutionary Algorithm, Hardware, Short Execution Time, Simple Hash Function