Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

12

IJES
2006

favoriteEmaildiscussreport

93views more IJES 2006»

Dynamically configurable security for SRAM FPGA bitstreams

13 years 4 months ago

Dynamically configurable security for SRAM FPGA bitstreams

Download www-labsticc.univ-ubs.fr

This paper proposes a solution to improve the security of SRAM FPGAs through bitstream encryption. This proposition is distinct from other works because it uses the latest capabilities of SRAM FPGAs like partial and dynamic reconfiguration. It doesn't need any external battery to store the secret key. It opens a new way of application partitioning according to the security policy.

Lilian Bossuet, Guy Gogniat, Wayne Burleson

Real-time Traffic

Bitstream Encryption | Dynamic Reconfiguration | IJES 2006 | SRAM FPGAs |

claim paper

Related Content

» Secure Partial Reconfiguration of FPGAs

» Improving softerror tolerance of FPGA configuration bits

» Secure FPGA configuration architecture preventing system downgrade

» Bitstream encryption and authentication with AESGCM in dynamically reconfigurable systems

» ForwardSecure Content Distribution to Reconfigurable Hardware

» Physical Unclonable Functions FPGAs and PublicKey Crypto for IP Protection

» An FPGA Dynamically Reconfigurable Framework for Modular Robotics

» Zero overhead watermarking technique for FPGA designs

» Dynamic reconfiguration for management of radiationinduced faults in FPGAs

Post Info
More Details (n/a)

Added	12 Dec 2010
Updated	12 Dec 2010
Type	Journal
Year	2006
Where	IJES
Authors	Lilian Bossuet, Guy Gogniat, Wayne Burleson

Comments (0)