Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

10

DAC
1998
ACM

favoriteEmaildiscussreport

128views Computer Architecture» more DAC 1998»

Fault-Simulation Based Design Error Diagnosis for Sequential Circuits

14 years 5 months ago

Fault-Simulation Based Design Error Diagnosis for Sequential Circuits

Download cadlab.ece.ucsb.edu

Shi-Yu Huang, Kwang-Ting Cheng, Kuang-Chien Chen,

Real-time Traffic

DAC 1998 | Design Automation | Design Error Diagnosis |

claim paper

Related Content

» ESIM A Multimodel Design Error and Fault Simulator for Logic Circuits

» Fault Tolerant Design of Combinational and Sequential Logic Based on a Parity Check Code

» Generation of shorter sequences for high resolution error diagnosis using sequential SAT

» Faults Coverage Improvement Based on Fault Simulation and Partial Duplication

» Dynamic Fault Diagnosis of Combinational and Sequential Circuits on Reconfigurable Hardwar...

» SimulationBased Design Error Diagnosis and Correction in Combinational Digital Circuits

» Soft error derating computation in sequential circuits

» Using unsatisfiable cores to debug multiple design errors

» Binning optimization based on SSTA for transparentlylatched circuits

Post Info
More Details (n/a)

Added	13 Nov 2009
Updated	13 Nov 2009
Type	Conference
Year	1998
Where	DAC
Authors	Shi-Yu Huang, Kwang-Ting Cheng, Kuang-Chien Chen, Juin-Yeu Joseph Lu

Comments (0)