Design exploration and automatic generation of MPSoC platform TLMs from Kahn Process Network applications

With increasingly more complex Multi-Processor Systems on Chip (MPSoC) and shortening time-to- market projections, Transaction Level Modeling and Platform Aware Design are seen as promising approaches to efficient MPSoC design. In this paper, we present an automatized 3-phase process of Platform Aware Design and apply it to Kahn Process Networks (KPN) applications, a widely used model of computation for data-flow applications. We start with the KPN application and an abstract platform template and automatically generate an executable TLM with estimated timing that accurately reflects the system platform. We support homogeneous and heterogeneous multi-master platform models with shared memory or direct communication paradigm. The communication in heterogeneous platform modules is enabled with the transducer unit (TX) for protocol translation. TX units also act as message routers to support Network on Chip (NoC) communication. We evaluate our approach with the case study of the H.264...

• Type: Conference
• Year: 2010
• Where: LCTRTS
• Authors: Ines Viskic, Lochi Lo Chi Yu Lo, Daniel Gajski
• Keywords: KPN Application, LCTRTS 2010, Platform Aware Design, Process Network, Software Engineering