Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

10

ICPP
2009
IEEE

favoriteEmaildiscussreport

119views Distributed And Parallel Com...» more ICPP 2009»

Mapping the FDTD Application to Many-Core Chip Architectures

13 years 11 months ago

Mapping the FDTD Application to Many-Core Chip Architectures

Download ftp.capsl.udel.edu

—This paper reports a study of mapping the Finite Difference Time Domain (FDTD) application to the IBM Cyclops64 (C64) many-core chip architecture [1]. C64 is chosen for this study as it represents the current trend in computer architecture to develop a class of many-core architectures with distinct features e.g. software manageable on-chip memory hierarchy (vs. a hardware-managed data cache), high on-chip bandwidth, ﬁne grain multithreading and synchronization, among others. Major results of our study include:

Daniel Orozco, Guang R. Gao

Real-time Traffic

Distributed And Parallel Computing | Finite Difference Time Domain | ICPP 2009 | Manageable On-chip Memory | Many-core Chip Architecture |

claim paper

Related Content

» Efficient Address Mapping of Shared Cache for OnChip ManyCore Architecture

» Optimized Dense Matrix Multiplication on a ManyCore Architecture

» Contentionaware application mapping for NetworkonChip communication architectures

» On Design and Application Mapping of a NetworkonChipNoC Architecture

» Application mapping for chip multiprocessors

» A Twostep Genetic Algorithm for Mapping Task Graphs to a Network on Chip Architecture

» Automated memoryaware application distribution for Multiprocessor SystemonChips

» A methodology for mapping multiple usecases onto networks on chips

» A Multiobjective Genetic Approach to Mapping Problem on NetworkonChip

Post Info
More Details (n/a)

Added	23 May 2010
Updated	23 May 2010
Type	Conference
Year	2009
Where	ICPP
Authors	Daniel Orozco, Guang R. Gao

Comments (0)