Sciweavers

Share
BWCCA
2010

Advanced Design Issues for OASIS Network-on-Chip Architecture

8 years 2 months ago
Advanced Design Issues for OASIS Network-on-Chip Architecture
Network-on-Chip (NoC) architectures provide a good way of realizing efficient interconnections and largely alleviate the limitations of bus-based solutions. NoC has emerged as a solution to problems exhibited by the shared bus communication approach in System-On-Chip (SoC) implementations including lack of scalability, clock skew, lack of support for concurrent communication and power consumption. The communication requirement of this paradigm is affected by architecture parameters such as topology, routing, buffer size etc. In this paper, we propose advanced optimization techniques for OASIS NoC, a NoC we previously designed. We describe the architecture and the novel optimization techniques in details. Hardware complexity and preliminary performance results are also given. Index words: Network-on-chip design; Optimization; Parallel; Flow control; Round robin.
Kenichi Mori, Adam Esch, Abderazek Ben Abdallah, K
Added 12 May 2011
Updated 12 May 2011
Type Journal
Year 2010
Where BWCCA
Authors Kenichi Mori, Adam Esch, Abderazek Ben Abdallah, Kenichi Kuroda
Comments (0)
books