Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

6

DT
2007

favoriteEmaildiscussreport

57views more DT 2007»

Aegis: A Single-Chip Secure Processor

13 years 5 months ago

Aegis: A Single-Chip Secure Processor

Download csg.csail.mit.edu

G. Edward Suh, Charles W. O'Donnell, Srinivas Deva

Real-time Traffic

DT 2007 |

claim paper

Related Content

» AEGIS architecture for tamperevident and tamperresistant processing

» Hardware support for code integrity in embedded processors

» PolicyDriven Memory Protection for Reconfigurable Hardware

» Enforcing memory policy specifications in reconfigurable hardware

» Towards a Framework and a Design Methodology for Autonomic Integrated Systems

Post Info
More Details (n/a)

Added	13 Dec 2010
Updated	13 Dec 2010
Type	Journal
Year	2007
Where	DT
Authors	G. Edward Suh, Charles W. O'Donnell, Srinivas Devadas

Comments (0)