Sciweavers

6 search results - page 1 / 2
» Aegis: A Single-Chip Secure Processor
Sort
View
DT
2007
57views more  DT 2007»
13 years 6 months ago
Aegis: A Single-Chip Secure Processor
G. Edward Suh, Charles W. O'Donnell, Srinivas Deva...
ICS
2003
Tsinghua U.
13 years 11 months ago
AEGIS: architecture for tamper-evident and tamper-resistant processing
We describe the architecture for a single-chip aegis processor which can be used to build computing systems secure against both physical and software attacks. Our architecture ass...
G. Edward Suh, Dwaine E. Clarke, Blaise Gassend, M...
CASES
2005
ACM
13 years 8 months ago
Hardware support for code integrity in embedded processors
Computer security becomes increasingly important with continual growth of the number of interconnected computing platforms. Moreover, as capabilities of embedded processors increa...
Milena Milenkovic, Aleksandar Milenkovic, Emil Jov...
ESORICS
2006
Springer
13 years 10 months ago
Policy-Driven Memory Protection for Reconfigurable Hardware
Abstract. While processor based systems often enforce memory protection to prevent the unintended sharing of data between processes, current systems built around reconfigurable har...
Ted Huffmire, Shreyas Prasad, Timothy Sherwood, Ry...
COMPSEC
2008
116views more  COMPSEC 2008»
13 years 6 months ago
Enforcing memory policy specifications in reconfigurable hardware
While general-purpose processor based systems are built to enforce memory protection to prevent the unintended sharing of data between processes, current systems built around reco...
Ted Huffmire, Timothy Sherwood, Ryan Kastner, Timo...