Sciweavers

Share
SASP
2008
IEEE

AMPLE: An Adaptive Multi-Performance Processor for Low-Energy Embedded Applications

8 years 8 months ago
AMPLE: An Adaptive Multi-Performance Processor for Low-Energy Embedded Applications
This paper proposes an energy efficient processor which can be used as a design alternative for the dynamic voltage scaling (DVS) processors in embedded system design. The processor consists of multiple PE (processing element) cores and a selective set-associative cache memory. The PE-cores have the same instruction set architecture but differ in their clock speeds and energy consumptions. Only a single PE-core is activated at a time and the other PE-cores are deactivated using clock gating and signal gating techniques. The major advantage over the DVS processors is a small overhead for changing its performance. The gate-level simulation demon
Tohru Ishihara, Seiichiro Yamaguchi, Yuriko Ishito
Added 01 Jun 2010
Updated 01 Jun 2010
Type Conference
Year 2008
Where SASP
Authors Tohru Ishihara, Seiichiro Yamaguchi, Yuriko Ishitobi, Tadayuki Matsumura, Yuji Kunitake, Yuichiro Oyama, Yusuke Kaneda, Masanori Muroyama, Toshinori Sato
Comments (0)
books