Architectural improvements for field programmable counter arrays: enabling efficient synthesis of fast compressor trees on FPGAs