Sciweavers

Share
DAC
2004
ACM

Area-efficient instruction set synthesis for reconfigurable system-on-chip designs

9 years 3 months ago
Area-efficient instruction set synthesis for reconfigurable system-on-chip designs
Silicon compilers are often used in conjunction with Field Programmable Gate Arrays (FPGAs) to deliver flexibility, fast prototyping, and accelerated time-to-market. Many of these compilers produce hardware that is larger than necessary, as they do not allow instructions to share hardware resources. This study presents an efficient heuristic which transforms a set of custom instructions into a single hardware datapath on which they can execute. Our approach is based on the classic problems of finding the longest common subsequence and substring of two (or more) sequences. This heuristic produces circuits which are as much as 85.33% smaller than those synthesized by integer linear programming (ILP) approaches which do not explore resource sharing. On average, we obtained 55.41% area reduction for pipelined datapaths, and 66.92% area reduction for VLIW datapaths. Our solution is simple and effective, and can easily be integrated into an existing silicon compiler. Categories and Subject ...
Philip Brisk, Adam Kaplan, Majid Sarrafzadeh
Added 30 Jun 2010
Updated 30 Jun 2010
Type Conference
Year 2004
Where DAC
Authors Philip Brisk, Adam Kaplan, Majid Sarrafzadeh
Comments (0)
books