Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

10

ISPD
2004
ACM

favoriteEmaildiscussreport

112views Hardware» more ISPD 2004»

An area-optimality study of floorplanning

13 years 10 months ago

An area-optimality study of floorplanning

Download cadlab.cs.ucla.edu

Jason Cong, Gabriele Nataneli, Michail Romesis, Jo

Real-time Traffic

Hardware | ISPD 2004 |

claim paper

Related Content

» A unified approach to topology generation and area optimization of general floorplans

» Busaware microarchitectural floorplanning

» DAOmap a depthoptimal area optimization mapping algorithm for FPGA designs

» Buffer block planning for interconnectdriven floorplanning

» Layout driven data communication optimization for high level synthesis

» A methodology to analyze power voltage drop and their effects on clock skewdelay in early ...

» Microarchitecture evaluation with floorplanning and interconnect pipelining

» Temperature aware microprocessor floorplanning considering application dependent power loa...

» Congestion Estimation with Buffer Planning in Floorplan Design

Post Info
More Details (n/a)

Added	30 Jun 2010
Updated	30 Jun 2010
Type	Conference
Year	2004
Where	ISPD
Authors	Jason Cong, Gabriele Nataneli, Michail Romesis, Joseph R. Shinnerl

Comments (0)