Automatic insertion of low power annotations in RTL for pipelined microprocessors

We propose instruction-driven slicing, a new technique for annotating microprocessor descriptions at the Register Transfer Level (RTL) in order to achieve lower power dissipation. Our technique automatically annotates existing RTL code to optimize the circuit for lowering power dissipated by switching activity. Our technique can be applied at the architectural level as well, achieving similar power gains. We demonstrate our technique on architectural and RTL models of a 32-bit OpenRISC processor (OR1200), showing power gains for the SPEC2000 benchmarks.

• Type: Conference
• Year: 2006
• Where: DATE
• Authors: Vinod Viswanath, Jacob A. Abraham, Warren A. Hunt Jr.
• Keywords: DATE 2006, Hardware, Lower Power Dissipation, Power Gains, RTL Code