Sciweavers

Share
PRDC
2005
IEEE

On Automating Failure Mode Analysis and Enhancing its Integrity

8 years 10 months ago
On Automating Failure Mode Analysis and Enhancing its Integrity
This paper reports our experience on the development of a design-for-safety (DFS) workbench called Risk Assessment and Management Environment (RAME) for microelectronic avionics systems. RAME is built upon an information infrastructure that comprises a test-reporting/failure-tracking system, an off-the-shelf data mining tool, a knowledge base, and a fault model. This infrastructure permits systematic learning from prior projects and enables the automation of failure mode, effect and criticality analysis (FMECA). More importantly, RAME is able to directly accept source code in hardware description languages (HDLs) for automated design validation.
Kam S. Tso, Ann T. Tai, Savio N. Chau, Leon Alkala
Added 25 Jun 2010
Updated 25 Jun 2010
Type Conference
Year 2005
Where PRDC
Authors Kam S. Tso, Ann T. Tai, Savio N. Chau, Leon Alkalai
Comments (0)
books