Sciweavers

Share
RTCSA
2009
IEEE

Branch Target Buffers: WCET Analysis Framework and Timing Predictability

9 years 1 months ago
Branch Target Buffers: WCET Analysis Framework and Timing Predictability
—One step in the verification of hard real-time systems is to determine upper bounds on the worst-case execution times (WCET) of tasks. To obtain tight bounds, a WCET analysis has to consider microarchitectural features like caches, branch prediction, and branch target buffers (BTB). We propose a modular WCET analysis framework for branch target buffers (BTB), which allows for easy adaptability to different BTBs. As an example, we investigate the MOTOROLA POWERPC 56X family (MPC56X), which is used in automotive and avionic systems. On a set of avionic and compiler benchmarks, our analysis improves WCET bounds on average by 13% over no BTB analysis. Capitalizing on the modularity of our framework, we explore alternative hardware designs. We propose more predictable designs, which improve obtainable WCET bounds by up to 20%, reduce analysis time considerably, and simplify the analysis. We generalize our findings and give advice concerning hardware used in real-time systems. Keywords-...
Daniel Grund, Jan Reineke, Gernot Gebhard
Added 21 May 2010
Updated 21 May 2010
Type Conference
Year 2009
Where RTCSA
Authors Daniel Grund, Jan Reineke, Gernot Gebhard
Comments (0)
books